In this paper, an improved continuous-currentmode, single-stage, power-factor-correction technique is proposed. The proposed technique employs an auxiliary lowfrequency switch to achieve a good input power factor, low energy-storage-capacitor voltage stress, and high conversion efficiency. The improved performance was verified experimentally.
INTRODUCTION
In order to reduce the component count and improve the performance, a number of single-stage, singleswitch PFC (S 4 -PFC) techniques have been introduced recently [1] - [7] . In an S 4 -PFC converter, input current shaping, isolation, and tight regulation of outputs are achieved in a simple single conversion step with only one switch. According to the shape of the input inductor current, the S 4 -PFC circuits can be classified as discontinuous-current-mode (DCM) and continuouscurrent-mode (CCM) S 4 -PFC converters. The DCM S 4 -PFC converters normally have fewer components than the CCM S 4 -PFC converters, but they suffer from a higher current stress, lower efficiency, and require larger EMI filters. As a result, in many applications, the CCM S 4 -PFC converters are preferred over the DCM S 4 -PFC converters. Figure 1 shows a typical DCM S 4 -PFC converter [4-[5] . In the circuit in Fig. 1 , inductor L B is the boost inductor which shapes the input current to meet the required harmonic-current standard [8] . Switch S integrates the DCM PFC front end and the output dc/dc converter into one stage. Since during one line cycle the duty cycle of switch S is approximately constant, the average input current of the DCM PFC front-end naturally has a low total harmonic distortion (THD). The tapped winding N 1 is the feedback winding used to limit the voltage stress on energy-storage capacitor C B and to improve the overall efficiency [5] - [6] . Generally, a higher N 1 reduces the voltage stress of the semiconductor components and capacitor C B , and improves efficiency. However, a larger N 1 also decreases the conduction angle of the line current and, consequently, increases the line-current harmonics.
To meet PFC requirements in a CCM S 4 -PFC converter, the auxiliary inductor L 1 , shown in Fig. 2 , is required [1] [2] . Generally, in the CCM S 4 -PFC converter in Fig. 2 designed for universal-line applications, it is difficult to simultaneously maximize the efficiency, meet PFC specifications with acceptable margins, and keep the voltage stress on the energy-storage capacitor low. Specifically, the CCM S 4 -PFC converter has difficulty meeting the PFC requirements at high line because of a reduced conduction angle of the line current. In fact, to reduce the line-current harmonics in the CCM S 4 -PFC converters, N 1 needs to be significantly lower compared to the N 1 value for the DCM operation, which has a detrimental effect on the conversion efficiency. This paper introduces a new technique which improves the performance of the CCM S 4 -PFC converter. The technique employs a low-frequency, low-cost, and low-loss auxiliary switch to extend the conduction angle of the line current without a need to decrease N 1 . As a result, in the improved circuit the required reduction of the line-current harmonics can be achieved without sacrificing the conversion efficiency. 
ANALYSIS OF CCM S

-PFC WAVEFORMS
To facilitate the explanation of the limitations of the S 4 -PFC converter, Fig. 3 shows the calculated average value of boost-inductor current i LB(ave) at a low line of V in =90 Vac and for N 1 =0. As can be seen in Fig. 3 , when the line voltage is close to the zero crossings, the boost inductor L B operates in the DCM, and i LB(ave) is very low. For higher instantaneous line voltages, the boost inductor L B operates in the CCM mode, and the i LB(ave) waveform shows a fast rise of i LB(ave) . Since there is a significant current difference between i LB(ave) in the DCM and CCM mode, the line-current distortion is significant. Figure 4 shows the average boost inductor current at a high line of V in =265 Vac. As can be seen from Fig. 4 , the ratio of the DCM/CCM angles at the high line is even larger than at the low line. As a result, the current distortion at the high line is higher than that at the low line. To meet the IEC line-current harmonic requirements, it is critical that the values of L B and L 1 are selected properly. However, even with the optimal selection of the L B and L 1 values, it is not possible to simultaneously achieve a high efficiency, low voltage stress on the energy-storage capacitor, and desirable margin of the current harmonics. The performance of both the DCM and CCM S 4 -PFC converters can be improved by implementing winding N 1 as a part of the primary winding, as shown in Figs. 1 and 2. In fact, with a tapped winding N 1 , the voltage stress on C B can be reduced without a reduction of the conversion efficiency because a tapped N 1 provides a direct energy path from the input to the output, which enhances efficiency [3] , [5] . Generally, if the taping ratio N 1 /Np = 0.25 is selected, energy-storagecapacitor voltage V B can be limited to below 400 V in the majority of applications. With V B limited to around 400 V, a 450-V rated energy-storage capacitor can be safely used for C B . Figure 5 shows the line-current waveform at the low line with N 1 /Np=0.25 along with the corresponding waveform with N 1 /Np=0, i.e., along with the i LB(ave) waveform in 
IMPROVED CCM S 4-PFC CONVERTER WITH AUXILIARY SWITCH
As can be concluded from the discussion in the previous section, the performance of the CCM S 4 -PFC depends critically on the value of N 1 . Specifically, to reduce the voltage stress on the energy-storage capacitor, as well as to maximize the conversion efficiency, N 1 should be maximized. However, to meet the line-current harmonic specifications with a desirable margin, N 1 should be minimized. Unfortunately, these two diametrically opposed requirements cannot be met without a major modification of the circuit.
As can be seen from Figs. 3 through 6, to reduce the line current distortion, it is necessary to increase the current around the zero crossings; i.e., it is necessary to eliminate the dead angle of the current. With the dead angle eliminated, the line-current peak will be reduced and, therefore, a lower THD will be achieved. To eliminate the dead angle in the presence of an optimally selected N 1 , it is necessary to modify the converter by adding an auxiliary switch as shown in Fig. 7 .
Principle of Operation
In Fig. 7 , switch S is the main power switch, whereas Sr is the auxiliary switch, which serves to improve the line-current waveform by eliminating the dead time of the line current. During each half line cycle when the instantaneous line voltage is around the zero crossings, Sr is turned on to disable the tapped winding N 1 and, thus, eliminate the dead angle. Figure 8 The auxiliary switch Sr is a small, low-currentrated switch because it only conducts current around the zero crossings of the line voltage. In addition, S r power dissipation is also very low because its conduction loss, as well the switching loss, is negligible since S r carries a very small current and switches at twice of the line frequency. As shown in Fig. 7 the implementation of the control for Sr is simple, too. It requires only a comparator and a small number of passive components (resistors and capacitors) since the reference dc voltage can be derived from the energy-storage-capacitor voltage. Although, in such an implementation, the reference voltage varies with the load and line, this reference-voltage variation does not have a detrimental effect on the circuit performance. Furthermore, Sr does not require an isolated gate drive because it only needs to be turned on when S is on. Therefore, the additional cost of the proposed circuit is relatively small. Figure 8 (b) shows the average boost inductor current with and without auxiliary switch Sr. As can be seen from Fig. 8(b) , with switch S r , the current around zero crossings is increased, and the peak of the current is reduced significantly compared to the waveform of the circuit without the switch. Consequently, the line-current distortion in the implementation with the switch is reduced.
Experimental Performance Evaluation
To evaluate the effectiveness of the proposed concept, a 65-W, 100-kHz, three-output experimental converter for universal line range (90 Vac -265 Vac) was built. The voltage and current ratings of the outputs were 5 V/9 A, 3.3 V/3 A , and 12 V / 0.9 A.
The circuit was built using the following components: L B = 530 µH, L 1 = 250 µH, Np = 32 turns, N 1 = 8 turns (N 1 /Np=0.25), Ns = 3 turns, C B -330 µF/450 V, S -IXTK21N100, Sr -IXYS IXTP 2N80.
Figures 9(a) and 9(b) show the measured boostinductor current waveforms at V in =230 Vac for the circuit with and without auxiliary switch Sr, respectively. Both implementations were designed with the same tapping ratio of N 1 /Np = 0.25. As can be seen in Fig. 9(a) , with S r the boost-inductor current exhibits a conduction dead angle due to the tapped winding N 1 , resulting in a THD of 91%. Figure 9 (b) shows that auxiliary switch Sr eliminates the conduction dead angle of the boost-inductor current. In addition, with S r the current around the zero crossing of the line voltage is increased, and the current peak is decreased, resulting in a reduced THD of 73%. Figure 10 shows the line-current harmonic comparison at V in =110 Vac for three implementations of the experimental S IEC specifications for the 5  th and  7 th harmonic. The implementation with N 1 =0 and without S r meets the specifications, but with a very small margin. Specifically, the margin on the 5 th is less than 10% and the margin on 7 th harmonic is about 5%. Finally, the proposed improved implementation with S r and N 1 /Np=0.25 meets the IEC harmonic current limits by a large margin. Figure 13(a) shows the measured THD, whereas Fig. 13(b) shows the measured power factor (PF) of the three circuits. As can be seen, the proposed circuit shows a significantly improved THD and PF compared with the implementations without the auxiliary switch. According to Fig. 13 , the maximum improvement of the THD is more than 20%. This implies that the loss of the additional circuitry in the proposed implementation with an auxiliary switch is negligible. At the low line, the implementations with N 1 /Np=0.25 are approximately 1.5% more efficient than the implementation with N 1 =0, whereas at the high line their efficiency is higher by about 0.5%. The efficiency improvement is higher at the low line because the input current is higher at the low line than it is at the high line. Therefore, the effect of the direct-energy-transfer of the feedback winding is more significant at the low line. In order to maximize the efficiency and decrease the energy-storage-capacitor voltage stress, N 1 should be maximized. In the original CCM S 4 PFC circuit without Sr, N 1 is limited by the harmonic current constraint. However, when an auxiliary switch Sr is added in the circuit, the tapping ratio can be increased. Figure 15 shows the measured comparison of the harmonic currents of the implementations with the auxiliary switch and with N 1 /Np=0.25 and N 1 /Np=0.37. As can be seen from Fig. 15 , the implementation with N 1 /Np=0.37 has lower harmonic currents and, therefore, meets the IEC specifications with a higher margin than the N 1 /Np=0.25 implementation. Figure 16 shows that the N 1 /Np=0.37 tapping ratio also improves the efficiency over the full line-voltage range compared to the efficiency of the implementation with N 1 /Np=0.25. In addition, the maximum voltage on the energy-storage capacitor with N 1 /Np=0.37 tapping is 390 V. However, it should be noted that an increased tapping ratio increases current through Sr. Therefore, the tapping ratio should be maximized so that a low current, low power, low cost auxiliary switch still can be used. 
Implementation Variations
The described concept with the auxiliary switch can be implemented in a variety of ways. For example, Fig. 17(a) shows the implementation which uses the proposed approach to disable auxiliary inductor L 1 instead of disabling winding N 1 . While the disabling of L 1 increases the current in the DCM region around the zero crossings of the line voltage, this approach does not eliminate the dead angle. Consequently, the circuit in Fig.  17 (a) exhibits a higher line-current THD than the proposed circuit in Fig. 7 . Yet another implementation of the proposed concept is shown in Fig. 17 (b) . In this implementation, both L 1 and N 1 are disabled around the zero crossings of the line voltage. This approach eliminates the dead angle completely and increases the line current in the DCM regions even more than the circuit in Fig. 7 . As a result, the circuit in Fig. 17(b) has a lower THD than the THD in the circuit in Fig. 7 . However, the circuit in Fig.  17(b) has a higher energy-storage-capacitor voltage stress than the original circuit in Fig. 7 because auxiliary inductor L 1 , which helps in reducing the capacitor voltage, is disconnected from the circuit for a portion of the rectified-line period.
Another low-cost approach to improve the input current at high line is to replace the semiconductor switch Sr in Fig. 7 with an electro-mechanical switch (relay) or mechanical switch. In this implementation, the switch is permanently turned on at the low-line range and permanently turned off at the highline range to eliminate the dead conduction angle at high line. While this approach reduces the line-current harmonics as effectively as the circuit in Fig. 7 , it has a higher voltage stress on the energy-storage capacitor and lower efficiency because at high line winding N 1 is disabled permanently.
Finally, the proposed PFC concept can be extended to other DCM/CCM S 4 PFC converter topologies. For example, Fig. 18 shows the implementation of the proposed concept in the DCM S 4 PFC converter. 
